“H” is for Heathkits and Hams: Part 5 – Reasons for Heath’s Success in Amateur Radio

This final installment in this 5-article series about the Heath Company takes a retrospective look at why the company succeeded in the amateur radio kit market. This article series is based on a presentation by Chas Gilmore, who worked at the Heath Company for more than two decades, eventually becoming EVP and General Manager.

Chas Gilmore: What made Heath such a … Read More → "“H” is for Heathkits and Hams: Part 5 – Reasons for Heath’s Success in Amateur Radio"

Multiplying the Power of Artificial Intelligence with Artificial Bodies

So many things are currently going on in the artificial intelligence and artificial body spaces that my head is spinning like a top. For example, AIs are being used to design chips and systems for other AIs to run on, and an AI running on one of those systems can generate synthetic data that can be used to train another AI, and… then things start to get … Read More → "Multiplying the Power of Artificial Intelligence with Artificial Bodies"

DVCon 2025: Everything You Want to Learn about Design and Verification

In this week’s Fish Fry podcast, I discuss design and verification with Tom Fitzpatrick – General Chair of DVCon 2025. Tom and I explore this year’s expo and conference, the motivation behind the creation of the second DVCon keynote, the details of the Poster Warrior session and why Tom is especially excited about this year’s conference. I also check out new magnetic microrobots developed by … Read More → "DVCon 2025: Everything You Want to Learn about Design and Verification"

New Memory Architectures for SoCs and Multi-Die Systems

Before we dive headfirst into the fray with gusto and abandon (and aplomb, of course), let’s briefly remind ourselves as to the current state-of-play on the chiplet and multi-die systems front. Let’s start with the fact that artificial intelligence (AI) and machine learning (ML) are becoming pervasive and ubiquitous. Let’s also remind ourselves that we create our systems using a variety of processing elements, … Read More → "New Memory Architectures for SoCs and Multi-Die Systems"

“H” is for Heathkits and Hams: Part 4 – The 1980s, 1990s, and the end

The 1980s presented many significant challenges to the Heath Company’s kit business. Commercial electronic equipment had become abundant, and automated assembly, especially with the advent of surface-mount technology, drove down the labor costs in many consumer products including stereo receivers, televisions, and Ham gear. Microcomputers and PCs became the main focus of attention. While Heath continued to develop new, more advanced products for the amateur radio … Read More → "“H” is for Heathkits and Hams: Part 4 – The 1980s, 1990s, and the end"

February 21, 2025
February 20, 2025
February 19, 2025
February 18, 2025
February 17, 2025
February 14, 2025
February 13, 2025
February 12, 2025
February 11, 2025
February 10, 2025

featured chalk talk

From Sensor to Cloud:A Digi/SparkFun Solution
In this episode of Chalk Talk, Amelia Dalton, Mark Grierson from Digi, and Rob Reynolds from SparkFun Electronics explore how Digi and SparkFun electronics are working together to make cellular connected IoT design easier than ever before. They investigate the benefits that the Digi Remote Manager® brings to IoT design, the details of the SparkFun Digi XBee Development Kit, and how you can get started using a SparkFun Board for XBee for your next design.
May 21, 2024
37,724 views
discussion
Posted on Feb 20 at 3:31am by Steven Leibson
Thanks jackrubin. It's been a minute since I built Legos with my daughter and she never got into them, but I'm sure you're right. There's a special talent for designing instructions and manuals for kids and Lego seems to have the right mindset because they're devoted to this young audience. ...
Posted on Feb 19 at 1:20pm by Karl Stevens
And the thing that jumps right out is assuming a 95% hit ratio but no measurement. And next is operator precedence which was a real nightmare until Professor Dykstra invented the Shunting Yard Algorithm which uses a stack to handle precedence. True dual port memory can push a result and pop ...
Posted on Feb 19 at 11:31am by jackrubin
Great series, thank you! Some of the best manuals I've seen recently come from LEGO - just ask my four year old grandson! Wonderful drawings (no photos), carefully guided construction, quality parts and consistent process from project to project.
Posted on Feb 19 at 8:11am by Max Maxfield
Hi Karl -- there's a column by the folks at Arteris (the folks who supply Netoork-on-Chip (NoC) IP) that does a nice job of justifying an L3 cache: https://www.eetimes.com/cache-memory-how-to-turbo-charge-your-socs-cpus/
Posted on Feb 19 at 8:05am by Max Maxfield
Thanks for the kind words Dag. I don't get out to Silicon Valley very often these days, but the next time I do I will be sure to visit the Computer History Museum again (I LOVE that place!!!)
Posted on Feb 18 at 11:26am by SmithChart
Great article Max -- I especially enjoyed the Uncanny Valley chart! Note: Readers in or visiting the San Fransisco Bay Area can interact live and in-person at the Computer History Museum's new "Chatbots Decoded: Exploring AI" exhibit. Ameca awaits your questions! Dag Spicer Senior Curator Computer History Museum
Posted on Feb 18 at 10:51am by Karl Stevens
Thanx Max. Several things keep bothering me: The rest of the world no loner uses C, but embedded is stuck with C and HDL. That is because of a stupid management decision "HDL can be simulated". But the synthesis/tool chains only synthesize what they want to/can synthesize which ...
Posted on Feb 18 at 8:48am by Max Maxfield
Hi Karl -- thanks for your input -- you make a good point -- but I'm assuming an ASIC type of SoC here -- not an SoC FPGA -- in the latter case I agree that I might draw this diagram differently. Having said this, the caches associated with an ...
Posted on Feb 17 at 11:31am by Karl Stevens
The diagram shows regs and L1, L2, L3 ESRam on chip. It would be simpler and faster to simply implement a stack on chip and block memory for user data since users must use malloc for storage space. If the sram block memories have true dual port as Altera does, ...
Posted on Feb 10 at 11:19am by Steven Leibson
Glad you liked it, metasequoia. There will be two more articles in this series. Then, I think I'll be done telling Chas Gilmore's Heath stories, at least for now.
Subscribe Now

featured blogs
Feb 19, 2025
Silicon Labs is expanding our portfolio as the industry-leading supplier of energy harvesting and power-optimized solutions for IoT....
Feb 20, 2025
Logarithmic gears, hyperboloidal gears, double helical bevel gears, elliptical gears, hypoid gears, helicon gears, spiroid gears, and more....
Building Trusted Industrial Automated Control Systems with MAXQ1065
In this episode of Chalk Talk, Christophe Tremlet from Analog Devices and Amelia explore how we can build trusted industrial automated control systems with the MAXQ1065 Ultra-Low-Power Cryptographic Controller with ChipDNA™ for Embedded Devices. They investigate how this solution utilizes physical unclonable function encrypted memory, secure key storage and asymmetric crypto public key deployment to provide a great solution for industrial automated control systems.
Feb 17, 2025
2,935 views
Develop Smarter Vision Systems with Clever and Low-Power Cameras
In this episode of Chalk Talk, Thomas Viart and Therese Mbock from STMicroelectronics and Amelia explore the benefits of global shutter image sensors and why these sensors are a great fit for a variety of consumer, industrial, and robotic applications. They also investigate the 3D-stacking technology at the heart of these sensors and how you can take advantage of STMicroelectronics' broad and growing global shutter portfolio for your next design.
Feb 17, 2025
2,164 views
Gigaspeed isolated LVDS: Unlocking New Possibilities
Analog Devices’ Gigaspeed Isolated LVDS family of devices offers versatility when designing isolation for gigaspeed applications. In this episode of Chalk Talk, Fabio Bottinelli from Analog Devices and Amelia Dalton explore the history of isolation technologies at Analog Devices. They also investigate which technology solutions are best suited for safe and robust communications, and how the isolation technology, components, and system expertise of Analog Devices Gigaspeed Isolated LVDS solutions can improve your next design.
Feb 17, 2025
2,278 views
Signal Conditioning Schematics with Signal Chain Designer
In this episode of Chalk Talk, Matt Duff from Analog Devices and Amelia Dalton walk through the steps involved to create an analog front end with Analog Devices Signal Chain Designer. With this tool, they demonstrate how you can quickly create circuits, simulate how the amplifier, filter and ADC interact and easily export to LTSpice with this multifaceted tool.
Feb 17, 2025
2,070 views
SiC for the Future: Unlocking System Performance with Advanced Silicon Carbide
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Nick Powers from Infineon and Amelia Dalton explore the benefits of Infineon’s silicon carbide CoolSiC MOSFETs. They also explore how this solution improved thermal performance with the addition of .XT advancements, the benefits of top side cooling, and how you can use Infineon CoolSiC MOSFETs in your next design.
Feb 5, 2025
16,312 views
Connecting the Smart Home with Matter, WiFi and Thread
In this episode of Chalk Talk, Charlie Ice and Haley Vu from NXP and Amelia Dalton chat about benefits of the Matter ecosystem. They explore the networking protocols supported by Matter, how WiFi and Thread work together in the Matter ecosystem, and how you can leverage NXP solutions for your next Matter design. 
Feb 3, 2025
15,442 views