ARCHIVES - JUNE 2008

FEATURE ARTICLES

Two Chips Or One?
Avnet Provides a Daughter-card SERDES Solution for Spartan (Bryon Moyer)

(June 24, 2008)

A Passel of Processors
NVIDIA’s Tesla T10P Blurs Some Lines
(Kevin Morris)

(June 17, 2008)

Employing an I/O Interlocutor
FMCs Decouple FPGAs from Complex I/Os
(Bryon Moyer)

(June 10, 2008)

Performance Improvements with New Secure IP and FAST Simulation Mode Models
by Howard Walker, Xilinx, Inc.

(June 10, 2008)

New Kid in Class
SiliconBlue Debuts Low-Power FPGAs (Kevin Morris)

(June 3, 2008)

NEWSLETTERS

June 24, 2008 :: volume XIX, no. 13

June 17, 2008 :: volume XIX, no. 12

June 10, 2008 :: volume XIX, no. 11

June 5, 2008 :: Design Automation Spotlight

June 3, 2008 :: volume XIX, no. 10

 

 

PRESS RELEASES

June 30, 2008

Lattice Semiconductor Announces Automotive Versions of Its Flash-Based, Non-Volatile FPGA Family

Altera Increases Productivity for High-Performance DSP Designs by an Order of Magnitude

QP Semiconductor Adds Dynamic Look-up Feature on Web Site

June 26, 2008

160 MHz Digitizer Delivers 16-bit Resolution Enabled by Xilinx Virtex FPGAs Optimized for Embedded Processing and Serial Connectivity

June 25, 2008

Avnet Memec Launches Actel Ultra-Low Power SpeedWay Design Workshop

June 24, 2008

Pentek Introduces High-Speed Software Radio PMC Module with Power Meter and Beamforming Capabilities

Atmel Upgrades 4 Linear Regulator PMU Single Chip to 5V Input Supply

Agility Introduces Programmable Platform for Image and Signal Processing

June 23, 2008

Altera MAX IIZ CPLDs Win Mobile Gold in Beijing

Lattice Enhances Its Wireless Base Station Solutions Portfolio

TI achieves best noise performance and dynamic range with new 16-bit analog-to-digital converter and low-jitter clock combination

Aldec Delivers Clock Domain Crossing (CDC) Solution

June 19, 2008

RF Engines sign further contract with Thales UK

Mistral makes available new board level products supporting Xilinx Virtex-5 FXT FPGAs

Zacks Analyst Interview Highlights: Altera, Xilinx, Avnet, Intel and AMD

June 18, 2008

New publishing and version control features from Altium put real control of design data back in organizations’ hands

ARM7-Based MCU With FPGA Interface to Multi-Layer AHB

FuturePlus Systems Introduces World’s Fastest DDR3 Interposer for Tektronix Logic Analyzers

Advanced Knowledge Associates Joins Small Form Factor Special Interest Group

June 17, 2008

SGI Mobilizes Accelerator Technology Innovators in Effort to Boost Scientific Application Performance

Mitrionics Previews FPGA-Based Green Computing and Hybrid Computing Strategies for HP Platforms at ISC'08

XtremeData Begins Shipping 1066 MHz Altera Stratix III FPGA-Based Intel FSB Module

June 16, 2008

Lattice Semiconductor Appoints New President and Chief Executive Officer

Aviza Technology Introduces Versalis fxP

Forward Concepts Among Analysts to Map SDR's Entrance into Mainstream Markets at SDR Forum's Annual Technical Conference

June 13, 2008

Xilinx at Bits & Chips Hardware Conference 2008

Mentor Graphics Expands Nucleus Platform Solutions to Freescale i.MX31 Processor for Multimedia Applications

 

June 12, 2008

Portable Gets Flexible With Micrel's Ultra-Compact Quad Output Single Chip Solution

Synopsys Announces DesignWare IP for PCI Express with PCI-SIG I/O Virtualization Technology

NXTcomm 2008 Exhibitor Profiles

June 10, 2008

Visit us at The Vision Show in Boston, June 10-12, Booth #204 - Pleora unveils the all-new iPORT(R) NTx-Mini - 3rd generation in-camera GigE connectivity board in an ultra-flexible, compact, and low-power package

Synopsys' Synplicity Business Group Announces New Products and Product Enhancements Providing Designers With a Faster Path to Silicon

PCI-SIG Completes I/O Virtualization Suite of Specifications

June 9, 2008

Lattice Expands Wireless Solutions With 3GPP-LTE CTC Decoder IP Core

Synopsys and UMC Release 65-Nanometer Low Power Design Flow Enabled by the Unified Power Format

IPextreme® Brings ColdFire® Architecture to the FPGA Masses

Freescale and Altera Partner to Deliver World’s First Soft ColdFire® Cores on FPGAs

Aldec Enhances Entire EDA Suite with Key Verification Methodologies

Altera SOPC Builder Tool Extends System-Level Design Lead With Third Embedded Soft Processor Option

June 6, 2008

Synopsys Extends Compute Platform Support to Include Solaris 10 OS-Based x86_64 Platforms

June 5, 2008

Enea and CEVA Announce Enea OSE ck Real-Time Operating System for CEVA-X and CEVA-TeakLite-III DSP Architectures

Design Automation Conference 2008 Exhibitor Profiles

June 4, 2008

Designers of Next Generation Vision Systems to Get Boost from New COTS High Density FPGA Platform Without the Power Overhead

Altium provides way forward for Cadence© Allegro© users

EVE to Demonstrate to DAC Attendees How to “Break the Billion-Cycle Barrier

CoWare and Doulos Expand Collaboration

SoC Solutions Builds FPGA System in Record Time Using Synopsys’ ReadyIP Flow and CAST IP Cores

Synopsys Delivers Comprehensive Design Support for TSMC 40-Nanometer Process

June 3, 2008

ARM, Renesas Technology and Synopsys Define Industry's First Low-Power Verification Methodology

Design Automation Conference Announces Winners of 2008 DAC/ISSCC Student Design Contest

Aldec Releases Riviera-PRO™2008.06 HDL Simulator

DAFCA and Denali Software Announce Collaboration to Expand FlashPoint Platform Integration Features

Spansion MirrorBit(R) NOR Flash Memory Solutions Expand Options for Xilinx(R) Spartan(R)-3A Customers

June 2, 2008

Avnet Technology Solutions Unveils the 'Power Premiers' Road Show

SiliconBlue Pioneers New FPGA Technology for Handheld, Ultra-Low Power Applications

11th Edition Sophia Antipolis forum on MicroElectronics

Extreme DA GoldTime Delivers First-Pass Silicon Success for Coherent Logix

All material on this site copyright © 2003-2008 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement