HOME :: JOB
LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA
KIT :: SUBSCRIBE :: FORUMS
EMBEDDED TECHNOLOGY JOURNAL :: IC JOURNAL |
|
|
|
Algotronix Introduces DesignTag SystemWednesday, 9 July 2008 Algotronix Ltd., Edinburgh, UK has launched a novel concept in tagging to help counter the rapidly growing trade in stolen IP, counterfeit chips and cloned designs. The financial cost to the industry of fake components and IP theft has been estimated at $2B to $3B. DesignTagTM is a small low-cost IP core that can be included into an FPGA design or built into a semiconductor. It allows ownership of the design to be positively established and helps in the fight against piracy and fraud. DesignTag is a digital core coded with a customer-specific ‘signature’ that can be identified externally from a working device without needing to read the FPGA bit stream or decapsulate the chip. It works by modulating the power dissipation of the host device by around 5mW which creates small temperature changes which are sensed by a thermocouple and decrypted by the reader software running on a PC. Ownership details are then simply extracted from the database. Algotronix has leveraged its skill base in crypto products to create a highly secure method of ‘watermarking’ designs. With the rise of programmable logic it is now easier than ever to steal a design by copying the configuration bit stream. “The problem is how to deter theft and prove ownership of the design,” said Tom Kean, Managing Director of Algotronix. “This is where DesignTag can help. The circuitry for DesignTag will be buried inside the FPGA bit stream and very difficult to locate and disable – even if the fraudster knows that it is included”. The tag can also be used to confirm the design revision loaded into the FPGA or to signal internal status conditions, such as, when an overflow has occurred or a soft error was detected in memory. Signalling is done without interrupting the system operation or accessing package pins. The DesignTag version shipping today for use with FPGAs is called DesignTag Red. This is available at an introductory price of $200 per code license. DesignTag Reader Software is available separately at a cost of $800, and a Starter Kit comprising an Evaluation Board and thermocouple data logger, together with the Reader Software and licenses for five codes is shipping at $2,000. An ASIC/ASSP version of DesignTag will also be available; this is targeted at identifying rebranded semiconductors and will form a key mechanism to uncover parts that have been fraudulently remarked to enhance their value. DesignTag Red is included into the top level design to protect the company property. A different version to cover the license enforcement needs of third party IP core and CAD tool suppliers will follow shortly and is designated DesignTag Black. It also provides a mechanism for IP core vendors to obtain product version or status information from IP cores embedded in a larger design. In this application the top level designer is prevented from disabling or removing the tag by additional protection mechanisms. For more information: http://www.algotronix-store.com
|
|
|
|
|
All
material on this site copyright © 2003-2008 techfocus media, inc.
All rights reserved. FPGA and Structured ASIC Journal Privacy Statement |