a techfocus media publication :: April 11, 2006 :: volume XI, no. 02


FROM THE EDITOR

This week, we're back from the Embedded Systems Conference in San Jose with a bag full of swag, a portly pile of press releases, and an extensive expense report. Why would we put ourselves through these trials tantamount to torture? Of course, it was to bring you this week's newest feature article where we examine the explosion of programmable logic onto the embedded systems scene.

Next, if you're reading this while waiting for your PCB auto-router to finish, you can cut down your reading time significantly with Mentor Graphics's newest addition to their PCB design tool suite - the XtremeAR auto-router. Our second feature takes a close look at the new technology for parallelizing the auto-routing portion of your board development using machines you probably already have around the office. Now you'll need to take up speed reading.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@fpgajournal.com

Kevin Morris – Editor
FPGA and Structured ASIC Journal

EVENTS & ANNOUNCEMENTS

Stratix II GX FPGAs are Shipping Ahead of Schedule!
Stratix II GX FPGAs are built for robust noise immunity and optimum jitter performance. Stratix II GX provides a complete solution to large number of key protocols supporting data rates from 622 Mbps to 6.375 Gbps. Stratix II GX delivers best-in-class signal integrity making them ideal for high-speed and backplane designs.
Learn more about Altera's Stratix II GX FPGAs and how they can meet your high-speed serial interfacing needs.


Pre-Order the Stratix II GX SI Development Kit Now!
Altera's easy-to-use development kit enables you to evaluate the robust noise immunity and excellent jitter performance of the Stratix II GX transceiver. The kit is the starting point for high-speed serial design and protocol integration.
Pre-order the kits today


Xilinx and Mentor Graphics – Get the #1 Rated FPGA Design Solution
Start designing today with the #1 rated FPGA design solutions from Xilinx and Mentor. Learn why Xilinx and Mentor were rated #1 in 6 out of 7 categories in a "Reader's Choice" user survey conducted by FPGA Journal and how they address your toughest design challenges. 
Don't miss your chance to find out what everyone's talking about.


Developing FPGA Digital Signal Processing Systems
2-day course at UC Berkeley Extension: June 19-20
Learn the design and implementation of FPGA signal processing systems, from introductory principles to state-of-the-art applications, with an emphasis on digital communication. Chris Dick, Ph.D., covers signal processing theory, datapath design, FPGA architecture, and design methodologies, with an emphasis on silicon efficient, high-performance implementation.
Click here for more on this and other courses.


EMBEDDED TECHNOLOGY JOURNAL - A weekly e-mail newsletter from techfocus media (publishers of FPGA and Structured ASIC Journal) dedicated to the design and application of embedded systems and software.
SUBSCRIBE NOW - FREE!

LATEST NEWS

April 11, 2006

Let It Wave Introduces Breakthrough Super-Resolution Bandlet Technology for HDTV Upconversion

Synplicity's Enhanced Synplify Pro Software Delivers Significantly Greater Quality of Results; Altera's Stratix II and Stratix II GX Customers Can Achieve up to a 20 Percent Performance Boost Over Earlier Versions

April 10, 2006

Mentor Graphics' Industry-first XtremeAR Reduces Auto-Routing Times on Large PCBs from Days to Hours

ProDesign Announces PCI Express Kit for High-Speed ASIC Prototyping System; New PCI Express Kit Accelerates ASIC Design Verification for PCI Express Development Program

AppServer Develops Hyperspectral Imaging Processor Using Celoxica Design Tools and RC Series FPGA Platform; ESL Slashes Development Time

Ateme Unveils its MPEG-4 AVC High Profile High Definition Real Time Encoder; the Leading Video Compression Provider Releases Its Best-of-Breed H.264 High Definition Real Time Encoder at Broadcast Quality

NTT Electronics Adopts Altera's Go-to-Production Solutions for HD Video-Over-IP Set-Top Box

Xilinx Simplifies and Lowers Cost for High-Speed Serial Design With New ChipScope Pro Serial IO Toolkit

April 6, 2006

MatrixOne and D'GIPRO Partner to Deliver Semiconductor Design Data Management Solutions to Indian Market; Industry Leaders Team Up to Enable Customers to Improve Access to Design Data and Speed Time-to-Market for Their Products

MatrixOne and D'GIPRO to Hold Seminar in India Focused on Maximizing Return on Collaborative Innovation

April 5, 2006

Accent Debuts Scatterometry Acceleration Tool - Matchbox(TM); Advancing CD Metrology for 65nm Device Production and Beyond

Lionic Adopts Altera's Nios II Processor and Cyclone Series of FPGAs for Silicon-Based Antivirus Solutions

W&W Communications Introduces a Multi-Channel H.264 Encoder for Video Surveillance Applications

CURRENT FEATURE ARTICLES

Undertow of Ubiquity
FPGAs Abound at ESC
Parallelizing PCB

Mentor's Multi-node Router Goes Auto
C to FPGA
Altera Accelerates Nios II
Go, Stop, Yield
Dude! Where's my Chip?
Ask for Whom the Bell Tolls
RapidChip, or Structured ASIC?
Are You Designing with Too Many Significant Figures?
by George Harper, Bluespec, Inc.
What Do You Tell Them?
Explaining a Complex Career

UPCOMING WEBCASTS

UPCOMING JOURNAL WEBCAST
(Wednesday April 12, 11am Pacific/2pm Eastern):

"Designing 2Gbps Parallel I/O with the LatticeSC FPGA" sponsored by Lattice Semiconductor
Join Journal Webcasts' Amelia Dalton as she once again hosts Lattice Semiconductor, this time to talk about how to beef up your I/O to achieve the most parallel performance possible in an FPGA today.
Last chance to register!

NOW ON DEMAND:

Lattice's new 90nm LatticeSC family -- General introduction, sponsored by Lattice Semiconductor.
Click here to check it out


Undertow of Ubiquity
FPGAs Abound at ESC

Over the past few years, FPGAs have risen from a whisper to a roar at the Embedded Systems Conference. This year, at the newly re-relocated event (back in San Jose after a few-year foray up to San Francisco), there was barely a booth on the show floor without boards bearing FPGAs connected to cameras, displays, LEDs, remote-control cars, bins of bouncing balls, Dance Dance Revolution sensor pads, and even to the inner-workings of our old, remarkably destructive friend Cyclonebot's 220-pound, half-inch-plate-titanium-clad frame.

Originally, FPGAs stealthily crept onto most embedded system boards wearing their innocuous "glue logic" disguise. In that role, they were barely noticed, flying in under the radar while mainstream embedded components like processors, peripherals and memory hogged the spotlight. Most embedded system designers handed off the FPGA part of the project to a junior engineer, who picked a programmable part almost at random and stuck it in between a bus and some primary pins with a simple program that compensated for differences in protocols between various connected components. Like killer viruses, the devices laid low, steadily improving their capability and integrating more and more functions from the board. Chips surrounding the FPGA started quietly disappearing in the night. Finally, the industry woke up and noticed that FPGAs had moved to center stage in most embedded system designs, challenging discrete processors for the starring role.

Many embedded designers were terrified. Previously, the typical embedded system board could be quickly assembled from off-the-shelf components by an electrical engineer with only modest experience. Design requiring dangerous levels of deep and detailed expertise (like the horror of hardware description languages) had always been safely segregated away in distant secret labs where high-end ASIC-based systems were carefully crafted by black-belt engineering savants with specialized skills. Now, custom logic design was staring the average system designer squarely in the face, and the prospects were scary. Synthesis, Simulation, Timing Analysis, and other vast and frightening unexplored wastelands loomed between embedded designers and success on their future projects. They panicked. They packed. They went to ESC.
[more]


Parallelizing PCB
Mentor's Multi-node Router Goes Auto

Multi-madness is upon us these days. Multi-core, multi-thread, and multi-processor mania has made a mess of the previously well-ordered software tools and operating systems market, creating abundant opportunities for innovation. Single processor computing is at its heat limit, and the new way to get more cpu power focused on your problem is to pile on the processors and parallelize your application.

Much has been made in the technical press about various approaches for automatically parallelizing general-purpose computing. However, there are occasional outstanding opportunities to create domain-specific solutions that can elegantly and efficiently elevate the performance of mission-critical tasks. Mentor Graphics has found such an opportunity in printed circuit board (PCB) routing with their newly-announced "XtremeAR" tool. They have crafted a system that can accelerate the arduous task of PCB auto-routing using up to 15 networked nodes, turning multi-day turnaround times into overnight iterations.

PCB routing has become a bottleneck in many board-based system designs. Increased levels of integration have led to larger, more complex ICs, such as FPGAs, subsuming more of the functionality on a typical board. For the board layout team, this means chips with more pins and more signal integrity concerns talking to each other through more sophisticated boards, while design decisions, such as pinout specifications, are pushed until (and often seemingly beyond) the last possible minute. The result? We have more complicated board designs with less time in which to do them.

Unlike ASIC layout, PCB routing is still often a manual task. The most ambitious boards, and those with some critical analog signals, typically require both automatic and manual routing in order to get the job done effectively. In 2004, Mentor announced what it calls "Xtreme PCB," which allows multiple, geographically dispersed designers to simultaneously manually route a single board in real time over a network. This permits teams to work together productively to get a PCB design out the door, even if they work thousands of miles apart. Mentor claims that Xtreme PCB customers have been able to reduce layout cycle time for these manually routed designs by 40-70%. [more]

Visit Techfocus Media


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2006 techfocus media, inc. All rights reserved.
Privacy Statement